**�� ��1�� ����Ҏģ�����·VLSI 1.1 ģ�M�·�c�����· 1.2 �댧�w 1.3 ���w�� 1.4 MOS��Ч�����cCMOS 1.5 �����· 1.6 ASIC ��FPGA ��2�� Ӳ�������Z��HDL 2.1 RTL����C�� 2.2 VHDL�Z�� 2.3 Verlog��System Verilog�Z�� 2.4 �߼������Z���c�߼�HDL 2.5 Chisel�Z���cScala�Z�� 2.5.1 Scala�Z�Ժ��� 2.5.2 Chisel�Z�Եă�Ƕ ��3�� Chisel���g��ǰ�� 3.1 Annotation�c���g�^�� 3.2 ���������_ʼ 3.3 Chisel �� Shell ���������x� 3.4 Chisel�ľ��g�^�� ��4�� Chisel ���a�� Elaborate��Convert 4.1 Chisel���a�� Elaborate 4.2 Chiselݔ����Convert ��5�� Chisel�Ļ����Z�� 5.1 �M���· 5.2 Chisel��Data� 5.3 Bundle��Vec 5.4 Wire 5.5 ���^�� 5.6 Mux 5.7 PriorityMux 5.8 OneHot 5.9 Mux1H 5.10 Bundle�ϵ���̖��ݔ 5.11 When�Z�� 5.12 �Ĵ��� 5.13 ��λ�Ĵ��� 5.14 Counter 5.15 �惦��Mem 5.16 RawModule ��Module 5.17 BlackBox��ExtModule 5.18 Pipe 5.19 PipelineConnect 5.20 Queue ��6�� Chisel���g�ĺ�� 6.1 VerilogEmitter 6.2 **��:�����g�Y�����A̎��runTransforms() 6.3 �ڶ���:emit verilog() 6.3.1 build netlist() 6.3.2 build ports() 6.3.3 build streams() 6.3.4 emit streams() ��7�� RISC ̎���� 7.1 RISC-I��RISC 7.2 SPARC 7.3 MIPS 7.4 ARM 7.4.1 ARM��Thumbָ�� 7.4.2 ARM��DSP�U�� 7.4.3 ARM��SIMD�U�� 7.4.4 ARM��Jazelleָ�� 7.4.5 ARM�İ�ȫ�ԔU�� 7.4.6 ARM�Ŀ͑�ָ�� 7.4.7 ARM��Cortexϵ�� 7.5 ����RISC̎���� ���� ��8�� Ӌ��C��΢�Y�� ��9�� RISC-V��ϵ�y�Y�����䌍�F ��10�� �����f�{�cDiplomacy ��11�� �惦��ϵ�y�cTileLink ��12�� ���O�cAXI4 ��13�� �r��c�r��� ��14�� �����c���� �ڶ��� ��15�� ��ɽSoC��플� ��16�� PMA�cPMP ��17�� ��ɽSoC��ָ���ICache ��18�� ��ˮ��ǰ�˺�IFU ��19�� ��ˮ��ǰ�˵�Ftq ��20�� �D���A�y-BPU ��21�� XSCore�ĺ��-CtrlBlock ��22�� ָ����g�a���ɰl ��23�� ָ��Ĉ��� ��24�� ָ����І�Ԫ ��25�� CSRָ������ ��26�� ���нY���Ļ،��c���� ������ ��27�� ��ɽ SoC�� MemBlock ��28�� ��ɽSoC�Ĕ�������DCache ��29�� ��ɽSoC�Ĵμ�����HuanCun ��30�� ��ɽ SoC��Ƭ�ϴ惦�� ��31�� ��ɽSoC���ⲿ�ӿ��c�Д� ��32�� ��ɽSoC��̓���cMMU