中图网(原中国图书网):网上书店,尾货特色书店,30万种特价书低至2折!

歡迎光臨中圖網(wǎng) 請 | 注冊
> >
邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版)

包郵 邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版)

出版社:機械工業(yè)出版社出版時間:2010-04-01
所屬叢書: 經(jīng)典原版書庫
開本: 其它 頁數(shù): 678
中 圖 價:¥37.7(6.5折) 定價  ¥58.0 登錄后可看到會員價
暫時缺貨 收藏
開年大促, 全場包郵
?新疆、西藏除外
本類五星書更多>

邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版) 版權(quán)信息

邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版) 本書特色

《邏輯與計算機設(shè)計基礎(chǔ)(英文版·第4版)》簡要介紹嵌入式系統(tǒng),使用Espresso對實用的計算機輔助邏輯優(yōu)化方法進行說明。簡要介紹MOS晶體管和CMOS電路,補充了異步交互、同步和亞穩(wěn)態(tài)相關(guān)知識。一種新的控制單元和寄存器傳輸控制設(shè)計的圖形表示。更新了CRT顯示和液晶屏顯示的例子,包括多核處理器的新型體系結(jié)構(gòu)。《邏輯與計算機設(shè)計基礎(chǔ)(英文版·第4版)》新增60個實例和習(xí)題,重新調(diào)整和組織了內(nèi)容以適應(yīng)不同的課程大綱。本版更新內(nèi)容·新增60個實例和習(xí)題。·新增和修改了40%的習(xí)題。·重新調(diào)整和組織了內(nèi)容以適應(yīng)不同的課程大綱。·技術(shù)內(nèi)容的更新包括:簡要介紹嵌入式系統(tǒng)。使用Espresso對實用的計算機輔助邏輯優(yōu)化方法進行說明。簡要介紹MOS晶體管和CMOS電路。補充了異步交互、同步和亞穩(wěn)態(tài)相關(guān)知識。一種新的控制單元和寄存器傳輸控制設(shè)計的圖形表示。更新了CRT顯示和液晶屏顯示的例子。包括多核處理器的新型體系結(jié)構(gòu)。

邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版) 內(nèi)容簡介

本書從當代工程觀點講述了邏輯與計算機設(shè)計方面的內(nèi)容,自出版以來已被全球超過25萬人使用。本書以清晰的解釋和逐步延伸的實例來幫助讀者理解內(nèi)容,實例涵蓋了從簡單的組合應(yīng)用到建立在risc內(nèi)核基礎(chǔ)上的cisc結(jié)構(gòu),更加重視培養(yǎng)讀者在計算機輔助設(shè)計、問題形式化、解決方案驗證和問題解決技巧方面的能力。
  本書有豐富的教輔資源,包括部分習(xí)題答案、ppt、vhdl和verilog代碼以及補充閱讀材料等,讀者可登錄華章網(wǎng)站(www.hzbook.com)下載。
  本版更新內(nèi)容
  ·新增60個實例和習(xí)題。
  ·新增和修改了40%的習(xí)題。
 ·重新調(diào)整和組織了內(nèi)容以適應(yīng)不同的課程大綱。
  ·技術(shù)內(nèi)容的更新包括:
  簡要介紹嵌入式系統(tǒng)。
  使用espresso對實用的計算機輔助邏輯優(yōu)化方法進行說明。
  簡要介紹mos晶體管和cmos電路。
  補充了異步交互、同步和亞穩(wěn)態(tài)相關(guān)知識。
  一種新的控制單元和寄存器傳輸控制設(shè)計的圖形表示。
  更新了crt顯示和液晶屏顯示的例子。
  包括多核處理器的新型體系結(jié)構(gòu)。

邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版) 目錄

preface
chapter 1
digital systems and information
1-1 information representation
the digital computer
beyond the computer
more on the generic computer
1-2 number systems
binary numbers
octal and hexadecimal numbers
number ranges
1-3 arithmetic operations
conversion from decimal to other bases
1-4 decimal codes
bcd addition
1-5 alphanumeric codes
ascii character code
parity bit
1-6 gray codes
1-7 chapter summary
references
problems
chapter 2
combinational logic circuits
2-1 binary logic and gates
binary logic
logic gates
2-2 boolean algebra
basic identities of boolean algebra
algebraic manipulation
complement of a function
2-3 standard forms
minterms and maxterms
sum of products
product of sums
2-4 two-level circuit optimization
cost criteria
map structures
two-variable maps
three-variable maps
2-5 map manipulation
essential prime implicants
nonessential prime implicants
product-of-sums optimization
don't-care conditions
2-6 pragmatic two-level optimization
2-7 multiple-level circuit optimization
2-8 other gate types
2-9 exclusive-or operator and gates
odd function
2-10 high-impedance outputs
2-11 chapter summary
references
problems
chapter 3
combinational logic design
3-1 design procedure
3-2 beginning hierarchical design
3-3 technology mapping
3-4 verification
manual logic analysis
simulation
3-5 combinational functional blocks
3-6 rudimentary logic functions
value-fixing, transferring, and inverting
multiple-bit functions
enabling
3-7 decoding
decoder and enabling combinations
decoder-based combinational circuits
3-8 encoding
priority encoder
encoder expansion
3-9 selecting
multiplexers
multiplexer-based combinational circuits
3-10 chapter summary
references
problems
chapter 4
arithmetic functions and i'-ides
4-1 iterative combinational circuits
4-2 binary adders
half adder
full adder
binary ripple carry adder
4-3 binary subtraction
complements
subtraction using 2s complement
44 binary adder-subtractors
signed binary numbers
signed binary addition and subtraction
overflow
4-5 other arithmetic functions
contraction
incrementing
decrementing
multiplication by constants
division by constants
zero fill and extension
4-6 hardware description languages
hardware description languages
logic synthesis
4-7 hdl representations-vhdl
behavioral description
4-8 hdl representations-verilog
behavioral description
4-9 chapter summary
references
problems
chapter 5
sequential circuits
5-1 sequential circuit definitions
5-2 latches
sr and s r latches
d latch
5-3 flip-flops
master-slave flip-flops
edge-triggered flip-flop
standard graphics symbols
direct inputs
5-4 sequential circuit analysis
input equations
state table
state diagram
sequential circuit simulation
54 sequential circuit design
design procedure
finding state diagrams and state tables
state assitmment
designing with d flip-flops
designing with unused states
verification
5-6 other flip-flop types
jk and t flip-flops
5-7 state-machine diagrams and applications
state-machine diagram model
constraints on input conditions
design applications using state-machine diagrams
5-8 hdl representafon for sequential circuits-vhdl
5-9 hdl representation for sequential circuits-verilog
5-10 chapter summary
references
problems
chapter 6
selected design topics
6-1 the design space
integrated circuits
cmos circuit technology
technology parameters
6-2 gate propagation delay
6-3 flip-flop timing
6-4 sequential circuit timing
6-5 asynchronous interactions
6-6 synchronization and metastability
6-7 synchronous circuit pitfalls
6-8 programmable implementation technologies
read-only memory
programmable logic array
programmable array logic devices
6-9 chapter summary
references
problems
chapter 7
registers and register transfers
7-1 registers and load enable
register with parallel load
7-2 register transfers
7-3 register transfer operations
7-4 a note for vhdl and verilog users only
7-5 microoperations
arithmetic microoperations
logic microoperations
shift microoperations
7-6 microoperations on a single register
multiplexer-based transfers
shift registers
ripple counter
synchronous binary counters
other counters
7-7 register-cell design
7-8 multiplexer and bus-based transfers
for multiple registers
three-state bus
7-9 serial transfer and microoperations
serial addition
7-10 control of register transfers
design procedure
7-11 hdl representation for shift registers
and counters-vhdl
7-12 hdl representation for shift registers
and counters-verilog
7-13 microprogrammed control
7-14 chapter summary
references
problems
chapter 8
memory basics
8-1 memory definitions
8-2 random-access memory
write and read operations
timing waveforms
properties of memory
8-3 sram integrated circuits
coincident selection
8-4 array of sram ics
8-5 dram ics
dram cell
dram bit slice
8-6 dram types
synchronous dram (sdram)
double-data-rate sdram (ddr sdram)
rambus dram (rdram)
8-7 arrays of dynamic ram ics
8-8 chapter summary
references
problems
chapter 9
computer design basics
9-1 introduction
9-2 datapaths
9-3 the arithmetic/logic unit
arithmetic circuit
logic circuit
arithmetic/logic unit
9-4 the shifter
barrel shifter
9-5 datapath representation
9-6 the control word
9-7 a simple computer architecture
instruction set architecture
storage resources
instruction formats
instruction specifications
9-8 single-cycle hardwired control
instruction decoder
sample instructions and program
single-cycle computer issues
9-9 multiple-cycle hardwired control
sequential control design
9-10 chapter summary
references
problems
chapter 10
instruction set architecture
10-1 computer architecture concepts
basic computer operation cycle
register set
10-2 operand addressing
three-address instructions
two-address instructions
one-address instructions
zero-address instructions
addressing architectures
10-3 addressing modes
implied mode
immediate mode
register and register-indirect modes
direct addressing mode
indirect addressing mode
relative addressing mode
indexed addressing mode
summary of addressing modes
10-4 instruction set architectures
10-5 data-transfer instructions
stack instructions
independent versus memory-mapped i/o
10-6 data-manipulation instructions
arithmetic instructions
logical and bit-manipulation instructions
shift instructions
10-7 floating-point computations
arithmetic operations
biased exponent
standard operand format
10-8 program control instructions
conditional branch instructions
procedure call and return instructions
10-9 program interrupt
types of interrupts
processing external interrupts
10-10 chapter summary
references
problems
chapter 11
risc and cisc central processing units
11-1 pipelined datapath
execution of pipeline microoperations
11-2 pipelined control
pipeline programming and performance
11-3 the reduced instruction set computer
instruction set architecture
addressing modes
datapath organization
control organization
data hazards
control hazards
11-4 the complex instruction set computer
isa modifications
datapath modifications
control unit modifications
microprogrammed control
microprograms for complex instructions
11-5 more on design
advanced cpu concepts
recent architectural innovations
11-6 chapter summary
references
problems
chapter 12
input-output and communication
12-1 computer uo
12-2 sample peripherals
keyboard
hard drive
liquid crystal display screen
i/o transfer rates
12-3 i/o interfaces
i/o bus and interface unit
example of i/o interface
strobing
handshaking
12-4 serial communication
synchronous transmission
the keyboard revisited
a packet-based serial i/o bus
12-5 modes of transfer
example of program-controlled transfer
interrupt-initiated transfer
12-6 priority interrupt
daisy chain priority
parallel priority hardware
12-7 direct memory access
dma controller
dma transfer
12-8 chapter summary
references
problems
chapter 13
memory systems
13-1 memory hierarchy
13-2 locality of reference
13-3 cache memory
cache mappings
line size
cache loading
write methods
integration of concepts
instruction and data caches
multiple-level caches
13-4 virtual memory
page tables
translation lookaside buffer
virtual memory and cache
13-5 chapter summary
references
problems
index
展開全部

邏輯與計算機設(shè)計基礎(chǔ)-(英文版.第4版) 節(jié)選

《邏輯與計算機設(shè)計基礎(chǔ)(英文版·第4版)》從當代工程觀點講述了邏輯與計算機設(shè)計方面的內(nèi)容,自出版以來已被全球超過25萬人使用。《邏輯與計算機設(shè)計基礎(chǔ)(英文版·第4版)》以清晰的解釋和逐步延伸的實例來幫助讀者理解內(nèi)容,實例涵蓋了從簡單的組合應(yīng)用到建立在RISC內(nèi)核基礎(chǔ)上的CISC結(jié)構(gòu),更加重視培養(yǎng)讀者在計算機輔助設(shè)計、問題形式化、解決方案驗證和問題解決技巧方面的能力。

商品評論(0條)
暫無評論……
書友推薦
本類暢銷
編輯推薦
返回頂部
中圖網(wǎng)
在線客服
主站蜘蛛池模板: 东莞市天进机械有限公司-钉箱机-粘箱机-糊箱机-打钉机认准东莞天进机械-厂家直供更放心! | 光泽度计_测量显微镜_苏州压力仪_苏州扭力板手维修-苏州日升精密仪器有限公司 | 厦门网站建设_厦门网站设计_小程序开发_网站制作公司【麦格科技】 | 瑞典Blueair空气净化器租赁服务中心-专注新装修办公室除醛去异味服务! | 医院专用门厂家报价-医用病房门尺寸大全-抗菌木门品牌推荐 | 上海办公室装修,写字楼装修—启鸣装饰设计工程有限公司 | 深圳昂为官网-气体分析仪,沼气分析仪,动态配气仪,气体传感器厂家 | 飞利浦LED体育场灯具-吸顶式油站灯-飞利浦LED罩棚灯-佛山嘉耀照明有限公司 | 杭州ROHS检测仪-XRF测试仪价格-百科| 耐酸碱泵-自吸耐酸碱泵型号「品牌厂家」立式耐酸碱泵价格-昆山国宝过滤机有限公司首页 | 上海小程序开发-小程序制作-上海小程序定制开发公司-微信商城小程序-上海咏熠 | 流程管理|流程管理软件|企业流程管理|微宏科技-AlphaFlow_流程管理系统软件服务商 | 宽带办理,电信宽带,移动宽带,联通宽带,电信宽带办理,移动宽带办理,联通宽带办理 | 扬尘在线监测系统_工地噪声扬尘检测仪_扬尘监测系统_贝塔射线扬尘监测设备「风途物联网科技」 | ERP企业管理系统永久免费版_在线ERP系统_OA办公_云版软件官网 | 浙江栓钉_焊钉_剪力钉厂家批发_杭州八建五金制造有限公司 | 活性氧化铝|无烟煤滤料|活性氧化铝厂家|锰砂滤料厂家-河南新泰净水材料有限公司 | 排烟防火阀-消防排烟风机-正压送风口-厂家-价格-哪家好-德州鑫港旺通风设备有限公司 | 法钢特种钢材(上海)有限公司 - 耐磨钢板、高强度钢板销售加工 阀门智能定位器_电液动执行器_气动执行机构-赫尔法流体技术(北京)有限公司 | BOE画框屏-触摸一体机-触控查询一体机-触摸屏一体机价格-厂家直销-触发电子 | 船老大板材_浙江船老大全屋定制_船老大官网 | 烟气换热器_GGH烟气换热器_空气预热器_高温气气换热器-青岛康景辉 | 冷水机-冰水机-冷冻机-冷风机-本森智能装备(深圳)有限公司 | 酒店品牌设计-酒店vi设计-酒店标识设计【国际级】VI策划公司 | 水厂污泥地磅|污泥处理地磅厂家|地磅无人值守称重系统升级改造|地磅自动称重系统维修-河南成辉电子科技有限公司 | 色油机-色母机-失重|称重式混料机-称重机-米重机-拌料机-[东莞同锐机械]精密计量科技制造商 | 铝板冲孔网,不锈钢冲孔网,圆孔冲孔网板,鳄鱼嘴-鱼眼防滑板,盾构走道板-江拓数控冲孔网厂-河北江拓丝网有限公司 | 便携式XPDM露点仪-在线式防爆露点仪-增强型烟气分析仪-约克仪器 冰雕-冰雪世界-大型冰雕展制作公司-赛北冰雕官网 | 穿线管|波纹穿线管|包塑金属软管|蛇皮管?闵彬专注弱电工程? | 蓝莓施肥机,智能施肥机,自动施肥机,水肥一体化项目,水肥一体机厂家,小型施肥机,圣大节水,滴灌施工方案,山东圣大节水科技有限公司官网17864474793 | 变位机,焊接变位机,焊接变位器,小型变位机,小型焊接变位机-济南上弘机电设备有限公司 | 阴离子_阳离子聚丙烯酰胺厂家_聚合氯化铝价格_水处理絮凝剂_巩义市江源净水材料有限公司 | 微型气象仪_气象传感器_防爆气象传感器-天合传感器大全 | 上海宿田自动化设备有限公司-双面/平面/单面贴标机 | 密封圈_泛塞封_格莱圈-[东莞市国昊密封圈科技有限公司]专注密封圈定制生产厂家 | 磁力加热搅拌器-多工位|大功率|数显恒温磁力搅拌器-司乐仪器官网 | 六维力传感器_六分量力传感器_模腔压力传感器-南京数智微传感科技有限公司 | 广州办公室设计,办公室装修,写字楼设计,办公室装修公司_德科 | 混合生育酚_醋酸生育酚粉_琥珀酸生育酚-山东新元素生物科技 | 尚为传动-专业高精密蜗轮蜗杆,双导程蜗轮蜗杆,蜗轮蜗杆减速机,蜗杆减速机生产厂家 | 巨野月嫂-家政公司-巨野县红墙安康母婴护理中心 |